2. Digital Logic and Microprocessor

Er. Pralhad Chapagain

Syllabus

2.1 Digital logic: Number Systems, Logic Levels, Logic Gates, Boolean algebra, Sum-of-ProductsMethod, Product-of-Sums Method, Truth Table to Karnaugh Map.(AExE0201)

2.2 Combinational and arithmetic circuits: Multiplexetures, Demultiplexetures, Decoder, Encoder, Binary Addition, Binary Subtraction, operation on Unsigned and Signed Binary Numbers. (AExE0202)

2.3 Sequential logic circuit: RS Flip-Flops, Gated Flip-Flops, Edge Triggered Flip-Flops, Mater- Slave Flip-Flops. Types of Registers, Applications of Shift Registers, Asynchronous Counters, Synchronous Counters. (AExE0203)

2.4 Microprocessor: Internal Architecture and Features of microprocessor, Assembly Language Programming. (AExE0204)

2.5 Microprocessor system: Memory Device Classification and Hierarchy, Interfacing I/O and Memory Parallel Interface. Introduction to Programmable Peripheral Interface (PPI), Serial Interface, Synchronous and Asynchronous Transmission, Serial Interface Standards. Introduction to Direct Memory Access (DMA) and DMA Controllers. (AExE0205)

2.6 Interrupt operations: Interrupt, Interrupt Service Routine, and Interrupt Processing. (AExE0206)

2.1 Digital logic: Number Systems, Logic Levels, Logic Gates, Boolean algebra, Sum-of-Products Method, Product-of-Sums Method, Truth Table to Karnaugh Map. (AExE0201)

Number System

- Binary
- Octal
- Decimal
- Hexadecimal
- Conversions

POSITIVE AND NEGATIVE LOGIC

POSITIVE LOGIC:

• When we use binary 1 for high voltage and binary 0 for low voltage then it is called positive logic.

NEGATIVE LOGIC:

• When we use binary 0 for high voltage and binary 1 for low voltage then it is called Negative logic.



- Positive logic NAND gate is equivalent to Negative logic NOR gate and vice versa.
- Positive logic XOR gate is equivalent to Negative logic XNOR gate and vice versa.

Logic Gates

- Basic Gates (NOT, AND, OR)
- Universal Gates (NAND, NOR)
- Exclusive Gates (XOR , XNOR)

Boolean Algebra

- Boolean Algebra is used to analyze and simplify the digital (logic) circuits. It uses only the binary numbers i.e. 0 and 1. It is also called as Binary Algebra or logical Algebra. Boolean algebra was invented by George Boole in 1854.
- Boolean Laws

Commutative law

Any binary operation which satisfies the following expression is referred to as commutative operation.

(i) A.B = B.A (ii) A + B = B + A

Boolean Algebra

Associative law

This law states that the order in which the logic operations are performed is irrelevant as their effect is the same.

(i) (A.B).C = A.(B.C) (ii) (A + B) + C = A + (B + C)

Distributive law

Distributive law states the following condition.

A.(B+C) = A.B + A.C

AND law

These laws use the AND operation. Therefore they are called as AND laws.

(i) $A.0 = 0$	(ii) A.1 = A		
(iii) A.A = A	(iv) $A.\overline{A} = 0$		

Boolean Algebra

OR law

These laws use the OR operation. Therefore they are called as OR laws.

(i) A + 0 = A (ii) A + 1 = 1(iii) A + A = A (iv) $A + \overline{A} = 1$

INVERSION law

This law uses the NOT operation. The inversion law states that double inversion of a variable results in the original variable itself.

₩ Ā=A

DE MORGANS THEOREM

Theorem 1

 $\overline{A.B} = \overline{A} + \overline{B}$

NAND = Bubbled OR

Theorem 2

$\overline{A + B} = \overline{A} \cdot \overline{B}$

NOR = Bubbled AND

FOR MCQ: https://www.sanfoundry.com/discretemathematics-questions-answers-de-morgan-laws/

BOOLEAN ALGEBRA

Dual Theorem:

- Starting with a Boolean relation, we can derive another Boolean relation, called its dual by the following steps:
 - Changing each OR sign into AND sign
 - Changing each AND sign into OR sign

	S.N.	Given Expression	Dual of given expression
	1	A + AB = A	A. (A + B) = A
Ex	2	$A + A'B = A + B \qquad A. (A' + B) = A.B$	
	3	A + A' = 1	A.A' = 0
	4	(A+B)(A+C) = A + BC	A.B + A.C = A. (B + C)

STANDARD FORM AND CANONICAL FORM

CANONICAL FORM:

and primed if one (1).

- Max Term
- Min Term

Max Term:

• Each Max term is obtained from an OR logic of n variables with each variable being unprimed if the corresponding bit is zero (0)

Α	B	С	Max term	designation
0	0	0	A+B+C	M ₀
0	0	1	A+B+C'	M ₁
0	1	0	A+B'+C	M ₂
0	1	1	A+B'+C'	M ₃
1	0	0	A'+B+C	M_4
1	0	1	A'+B+C'	M ₅
1	1	0	A'+B'+C	M ₆
1	1	1	A'+B'+C'	M ₇

STANDARD FORM AND CANONICAL FORM

Min Term:

• Each Min term is obtained from an AND logic of n variables with

each vari	Α	B	С	Min term	designation	nding bit is one (1) and
	0	0	0	A'B'C'	m ₀	
primed if	0	0	1	A'B'C	m ₁	
r	0	1	0	A'BC'	m ₂	
	0	1	1	A'BC	m ₃	
	1	0	0	AB'C'	m ₄	
	1	0	1	AB'C	m ₅	
	1	1	0	ABC'	m ₆	
	1	1	1	ABC	m ₇	

STANDARD FORM AND CANONICAL FORM

STANDARD FORMS:

- In standard form the terms that form the function may contain one, two or any number of literals/ variables. There are two types of standard forms.
 - Sum of Product (SOP)
 - Product of Sum (POS)

Sum of Product (SOP)

- SOP is a Boolean expression containing terms with AND logic of 1 or more literals.
- E.g. F=XYZ + X'YZ + X'Y'Z

Product of Sum(POS)

- POS is a Boolean expression containing terms with OR logic of 1 or more literals.
- E.g. F=(X + Y + Z)(X' + Y + Z)(X' + Y' + Z)

Boolean Algebra - MCQ

Algebra of logic is termed as ____
 a) Numerical logic
 Boolean algebra
 c) Arithmetic logic
 d) Boolean number

- Boolean algebra can be used _____
- For designing of the digital computers
- b) In building logic symbols
- c) Circuit theory
- d) Building algebraic functions

- K-MAP is regarded as a diagrammatic or pictorial form of a truth table.
- The map is a diagram made up of squares.
- Each square represents one min/ max term.
- The MAP represents a visual diagram of all possible ways of function, may ne expressed in a standard form.



Fig: Two variable K-MAP

Three variable K-MAP

- There are 8 min terms for 3 binary variables.
- A MAP consists of 8 squares.
- The min terms are arranged not in a binary sequence but in sequence similar to gray code.
- The characteristics of the sequence is that only one bit is changes from one sequence to another.

BC			В'С'	B'C	BC	BC'	
	A		00	01	11	10	
•	Α'	0	m ₀	m ₁	m ₃	m ₂	
-	А	1	m ₄	m ₅	m ₇	m ₆	
	Fig: Three variable K-MAP						

Four variable K-MAP

- There are 16 min terms for 4 binary variables.
- A MAP consists of 16 squares.

CD		C'D'	C'D	CD	CD'
AB		00	01	11	10
A'B'	00	m ₀	m ₁	m ₃	m ₂
A'B	01	m ₄	m ₅	m ₇	m ₆
AB	11	m ₁₂	m ₁₃	m ₁₅	m ₁₄
AB'	10	m ₈	m ₉	m ₁₁	m ₁₀

Simplification:

- One square box represents one min term giving a term of four literals.
- Two adjacent square box represents a term of three literals
- Four adjacent square box represents a term of two literals.

Fig: Four variable K-MAP

- Eight square box represents one min term giving a term of one literals.
- Sixteen adjacent square box represents a function 1
- Zero square box represents a function 0.

DON'T CARE CONDITION:

- There are some condition of inputs for which output is not specified and such output does not affect the whole system, which are known as Don't Care condition.
- The Don't care min terms are denoted by 'X' sign.

IMPLICANTS IN K-MAP

• Prime Implicants

• A group of square or rectangle made up of bunch of adjacent minterms which is allowed by definition of K-Map are called prime implicants(PI) i.e. all possible groups formed in K-Map.

• Essential Prime Implicants

• These are those sub cubes (groups) which cover at least one minterm that can't be covered by any other prime implicant. Essential prime implicants(EPI) are those prime implicants which always appear in final solution.





No. of Prime Implicants = 3

No. of Essential Prime Implicants = 2

K-MAP EXAMPLE:

• Simplify using K-MAP and design a logic circuit.



F = A'D + B'CD + BC'D

Fig: Combinational Design



10. The ______ of all the variables in direct or complemented from is a maxterm. addition b) product c) moduler d) subtraction

Boolean Algebra – MCQ – SET B



)11001

Boolean Algebra – MCQ – SET B

9. If in a bits string of {0,1}, of length 4, such that no two ones are together. Then the total number of such possible strings are?



10. Let A: "010101", B=?, If { A (Ex-or) B } is a resultant string of all ones then which of the following statement regarding B is correct?
a) B is negation of A
b) B is 101010
c) {A (and) B} is a resultant string having all zeroes
All of the mentioned

Boolean Algebra – MCQ – SET C

False





```
3. Which of the following is an incorrect SOP expression?
a) x+x.y
) (x+y)(x+z)
c) x
d) x+y
```

4. The corresponding min term when x=0, y=0 and z=1.





6. Which operation is shown in the following expression: (X+Y').(X+Z).(Z'+Y')
a) NOR
b) ExOR
c) SOP
POS

Boolean Algebra – MCQ – SET C



c) 0

d) 1



8. The number of cells in a K-map with n-variables.

9. The output of AND gates in the SOP expression is connected using the _____ gate.
a) XOR
b) NOR
c) AND
OR

10. The expression A+BC is the reduced form of ______ a) AB+BC) (A+B)(A+C) c) (A+C)B d) (A+B)C

Boolean Algebra – MCQ – SET D



Boolean Algebra – MCQ – SET D

7. Each group of adjacent Minterms (group size in powers of twos) corresponds to a possible product term of the given _____

b) Value c) Set d) Word

8. Don't care conditions can be used for simplifying Boolean expressions in _____

a) Registers

b) Terms

K-maps

d) Latches

2.2 Combinational and arithmetic circuits: Multiplexetures, Demultiplexetures, Decoder, Encoder, Binary Addition, Binary Subtraction, operation on Unsigned and Signed Binary Numbers. (AExE0202)

ADDER - HALF

- Binary adders nay be of two types:
 - Half Adder
 - Full Adder

Half Adder:

- Half adder is a combinational logic circuit with two inputs and two outputs.
- It is the basic building block for addition of two single bit numbers
- This circuit has two outputs namely,



	Inp	outs	Outputs		
	А	В	Sum	Carry	
Tr	0	0	0	0	
	0	1	1	0	
	1	0	1	0	
	1	1	0	1	

ADDER - HALF





- Limitations:
 - The addition of three bits is not possible to perform by using an half adder circuit.

ADDER - FULL

Full Adder:

- To overcome the drawback of an half adder circuit, a 3-single bit adder circuit called full adder is developed.
- Basically, a full adder is a three input and two output combinational circuit.



block of the 4 bit/ 8 bit binary/ BCD adder Ics such as 7483.

ì		Inputs	Outputs		
8	А	В	C _{in}	Sum	Carry (C _o)
4	0	0	0	0	0
ι	0	0	1	1	0
	0	1	0	1	0
• 1	0	1	1	0	1
	1	0	0	1	0
	1	0	1	0	1
	1	1	0	0	1
7	1	1	1	1	1

ADDER - FULL



SUBTRACTOR - HALF

- Binary Subtractor nay be of two• In subtraction (A-B), A is called types:
 - Half Subtractor
 - Full Subtractor

Half Subtractor:

- В Difference (A-B) Borrow (B_o) A 0 0 0 0 0 1 0 1 0 0 1 0 K-map for Difference (D)
- Half subtractor may be defined as a Truth combinational circuit with two
 inputs and two outputs (i.e. difference and borrow)



D= ABTAB = ADB

SUBTRACTOR - HALF



SUBTRACTOR - FULL

Full Subtractor:

- A Full Subtractor is a combinational circuit with three inputs A, B, B_{in} and two outputs D (Difference) and Borrow (B_{o.})
- Here A is the minuend, B is the subtrahend, B_{in} is the borrow produced by the previous stage, D is the difference output and B_o is the borrow output.

Inputs			S	Outputs			
	A B B _{in}		B _{in}	Difference (A-B-B _{in})	Borrow (B _o)		
	0	0	0	0	0		
	0	0	1	1	1		
	0	1	0	1	1		
	0	1	1	0	1		
	1	0	0	1	0		
	1	0	1	0	0		
	1	1	0	0	0		
	1	1	1	1	1		
SUBTRACTOR - FULL



SUBTRACTOR - FULL



BINARY PARALLEL ADDER

- A full adder is capable of adding only two single digit binary numbers along with a carry input.
- But, in practice, we need to add binary numbers which are much longer than just one bit.
- To add two n- bit binary numbers, we need to use the n-bit parallel adder.



is full adder is connected to the carry input

BINARY PARALLEL ADDER

- A binary parallel adder is a digital function that produces the arithmetic sum of two binary numbers in parallel.
- It consists of full-adder connected in cascade. with the output carry B₃ A₃ A₂ B₂ A₁ B1 A₀ B∩ rry of the next fullfrom c adder. Full Adder Full Adder 🗲 Full Adder 🗲 Full Adder 🗲 C_1 $C_0 = 0$ C2 C₃ C₄ S2 S₁ S3 Sn

Fig: 4-bit Binary Parallel adder

4-BIT BINARY PARALLEL SUBTRACTOR

- The 4-bit binary subtractor produces the subtraction of two 4-bit numbers.
- Let the 4 bit binary numbers, $A = A_3 A_2 A_1 A_0$ and $B = B_3 B_2 B_1 B_0$.
- Internally, the operation of 4-bit Binary subtractor is similar to that of 4-bit Binary adder.
- If the normal bits of binary number A, complemented bits of binary number B lied to 4-bit Binary A₃ B₃ A₀ B_0 adder, ther Full Adder Full Adder 🗲 Full Adder Full Adder • The block co=1 vn inothe-following C_1 C_2 C₃ figure. S₂ S3 S_0 S1

4-BIT BINARY PARALLEL SUBTRACTOR

- This 4-bit binary subtractor produces an output, which is having at most 5 bits.
- If Binary number A is greater than Binary number B, then MSB of the output is zero and the remaining bits hold the magnitude of A-B.
- If Binary number A is less than Binary number B, then MSB of the output is one. So, take the 2's complement of output in order to get the magnitude of A-B

4-BIT BINARY PARALLEL ADDER/SUBTRACTOR

- The circuit, which can be used to perform either addition or subtraction of two binary numbers at any time is known as Binary Adder / subtractor.
- Both, Binary adder and Binary subtractor contain a set of Full adders, which are cascaded.
- The input bits of binary number A are directly applied in both Binary adder and Binary subtractor.
- The input bits of binary number B are directly applied to Full adders in Binary adder, whereas the complemented bits of binary number B are applied to Full adders in Binary subtractor.
- The initial carry, $C_0 = 0$ is applied in 4-bit Binary adder, whereas the initial carry borrow, $C_0 = 1$ is applied in 4-bit Binary subtractor.
- We know that a 2-input Ex-OR gate produces an output, which is same as that of first input when other input is zero. Similarly, it produces an output, which is complement of first input when other input is one.

4-BIT BINARY PARALLEL ADDER/SUBTRACTOR



- If initial carry, C_0 is zero, then each full adder gets the normal bits of binary numbers A & B. So, the 4-bit binary adder / subtractor produces an output, which is the addition of two binary numbers A & B.
- If initial borrow, C_0 is one, then each full adder gets the normal bits of binary number A & complemented bits of binary number B. So, the 4-bit binary adder / subtractor produces an output, which is the subtraction of two binary numbers A & B.

DECODERS

- Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines.
- One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled.
- That means decoder detects a particular code. The outputs of the decoder are nothing but the min terms of 'n' input variables lines, when it is enabled.

2 to 4 Decoder

Let 2 to 4 Decoder has two inputs A1 & A0 and four outputs Y3, Y2, Y1 & Y0. The block diagram of 2 to

4 decoder is shown in the following figure.



DECODERS

One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The Truth table

of 2 to 4 decoder is shown below.

Enable	Inp	outs	Outputs			
E	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

From Truth table, we can write the Boolean functions for each output as

 $Y_3 = E.A_1.A_0$

- $Y_2=E.\,A_1.\,{A_0}'$
- $Y_1 = E. A_1'. A_0$
- $Y_0 = E. A_1'. A_0'$



Er. Pralhad Chapagain

46



47 3 X 8 DECODER:

				Trut	h Table	e				
Α	В	С	DO	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
				Fun	ction					
			$D_0 = A$	$\overline{A}\overline{B}\overline{C}$,	$D_1 = \overline{A}$	$\overline{B}C$, L	$D_2 = \overline{A}B$	\overline{C} ,		
			$D_3 = A$	\overline{ABC} ,	$D_4 = A$	$\overline{B}\overline{C}$, D	$b_5 = A\overline{B}$	С,		
			$D_6 = A$	$AB\overline{C}$	$D_7 = A$	BC				



Block Diagram



Er. Pralhad Chapagain

Logic Diagram

IMPLEMENTATION OF HIGHER ORDER DECODERS

48

3 to 8 decoder using 2 to 4 decoder

4 to 16 decoder using 3 to 8 decoder





IMPLEMENTATION OF HIGHER ORDER DECODERS

49

4 to 16 decoder using 2 to 4 decoder



Er. Pralhad Chapagain

ENCODERS

An Encoder is a combinational circuit that performs the reverse operation of Decoder.

- It has maximum of 2^n input lines and 'n' output lines.
- It will produce a binary code equivalent to the input, which is active High.
- Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders.

4 to 2 Encoder

50

Let 4 to 2 Encoder has four inputs Y_3 , Y_2 , $Y_1 \& Y_0$ and two outputs $A_1 \& A_0$. The block diagram of 4 to 2 Encoder is shown in the following figure.



ENCODERS

51

At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output.

The Truth table of 4 to 2 encoder is shown below.

	Inp	Out	puts		
Y ₃	Y ₂	Y ₁	Y ₀	A ₁	A ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

From Truth table, we can write the Boolean functions for each output as

 $A_1=Y_3+Y_2$

$$A_0 = Y_3 + Y_1$$





ENCODERS – OCTAL TO BINARY ENCODER

Octal to binary Encoder has eight inputs, Y7 to Y0 and three outputs A2, A1 & A0.

Octal to binary encoder is nothing but 8 to 3 encoder. The block diagram of octal to binary Encoder is shown in the following figure Inputs Outputs



52

Truth Table and	Y ₇	Y ₆	Y ₅	Y ₄	Y 3	Y ₂	Y ₁	Y ₀	A ₂	A ₁	A ₀
Function	0	0	0	0	0	0	0	1	0	0	0
	0	0	0	0	0	0	1	0	0	0	1
	0	0	0	0	0	1	0	0	0	1	0
	0	0	0	0	1	0	0	0	0	1	1
	0	0	0	1	0	0	0	0	1	0	0
	0	0	1	0	0	0	0	0	1	0	1
	0	1	0	0	0	0	0	0	1	1	0
	1	0	0	0	0	0	0	0	1	1	1

From Truth table, we can write the Boolean functions for each output as

 $A_2 = Y_7 + Y_6 + Y_5 + Y_4$

 $A_1 = Y_7 + Y_6 + Y_3 + Y_2$

 $A_0 = Y_7 + Y_5 + Y_3 + Y_1$

Er. Pralhad Chapagain

ENCODERS – OCTAL TO BINARY ENCODER



Logic Diagram

Drawbacks of Encoder

53

- There is an ambiguity, when all outputs of encoder are equal to zero
- If more than one input is active High, then the encoder produces an output, which may not be the correct code.

ENCODERS – PRIORITY ENCODER

We considered one more output, V in order to know, whether the code available at outputs is valid or not.

- If at least one input of the encoder is '1', then the code available at outputs is a valid one. In this case, the output, V will be equal to 1.
- If all the inputs of encoder are '0', then the code available at outputs is not a valid one. In this case, the output, V will be equal to 0.

Truth Table

54

	Inp	uts		Outputs		
Y ₃	Y ₂	Y ₁	Y ₀	A ₁	A ₀	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	х	0	1	1
0	1	x	х	1	0	1
1	Х	Х	х	1	1	1

ENCODERS – PRIORITY ENCODER



 $A_1 = Y_3 + Y_2$

 $A_0 = Y_3 + Y_2'Y_1$

Similarly, we will get the Boolean function of output, V as

$$V = Y_3 + Y_2 + Y_1 + Y_0$$

Er. Pralhad Chapagain

Logic Diagram



DEMULTIPLEXERS (DEMUX)

- A demultiplexer (or demux) is a device that takes a single input line and routes it to one of several digital output lines.
- A demultiplexer of 2ⁿ outputs has n select lines, which are used to select which output line to send the input.
- A demultiplexer is also called a data distributor.

1x4 De-Multiplexer

56

1x4 De-Multiplexer has one input I, two selection lines, s1 & s0 and four outputs Y3, Y2, Y1 &Y0. Theblock diagram of 1x4 De-Multiplexer is shown in the following figure.



DEMULTIPLEXERS (DEMUX)

Truth Table

Selectio	Outputs				
S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	I.
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0

From the above Truth table, we can directly write the Boolean functions for each output as

 $Y_3 = s_1 s_0 I$

$$Y_2 = s_1 s_0' I$$

 $Y_1={s_1}^\prime s_0 I$

 $Y_0={s_1}^\prime {s_0}^\prime I$



IMPLEMENTATION OF HIGHER ORDER DE-MULTIPLEXERS

→ Y₇ 1 x 4 Y_6 ► De-Multiplexer ➤ Y₅ → Y₄ 1 x 2 \$1 De-Multiplexer s₀ ➤ Y₃ 1 x 4 ➤ Y₂ s₂ De-Multiplexer Y₁ Y₀

1 X 8 DE-MUX using 1 X 4 and 1 X 2 DE-MUX

58

Truth Table

S	election Inpu	its		Outputs						
s ₂	s ₁	s ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0	0	0	I
0	0	1	0	0	0	0	0	0	I	0
0	1	0	0	0	0	0	0	I.	0	0
0	1	1	0	0	0	0	T	0	0	0
1	0	0	0	0	0	I	0	0	0	0
1	0	1	0	0	I	0	0	0	0	0
1	1	0	0	I.	0	0	0	0	0	0
1	1	1	I	0	0	0	0	0	0	0

Logic Diagram

IMPLEMENTATION OF HIGHER ORDER DE-MULTIPLEXERS



-0 Y₀

-0 Y1

-0 Y₂

-0 Y3

-0 Y₀

-0 Y1

-0 Y₂

-0 Y3

-0 Y₀

-0 Y1

-0 Y₂

-0 Y3

-0 Y₀

-0 Y1

-0 Y2

-0 Y3

MULTIPLEXERS (MUX)

Multiplexer is a combinational circuit that has maximum of 2ⁿ data inputs, 'n' selection lines and single output line.

• One of these data inputs will be connected to the output based on the values of selection lines.

Since there are 'n' selection lines, there will be 2ⁿ possible combinations of zeros and ones.

So, each combination will select only one data input. Multiplexer is also called as Mux.

4x1 Multiplexer

60

4x1 Multiplexer has four data inputs I_3 , I_2 , $I_1 \& I_0$, two selection lines $s_1 \& s_0$ and one output Y. The block diagram of 4x1 Multiplexer is shown in the following figure.



MULTIPLEXERS (MUX)

61

Truth table of 4x1 Multiplexer is shown below.

Selection	Output	
\$ ₁	S ₀	Y
0	0	I ₀
0	1	l ₁
1	0	I ₂
1	1	l ₃

From Truth table, we can directly write the Boolean function for output, Y as

 $Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$



MULTIPLEXERS (MUX)

Application

62

- Communication system
- Telephone network
 - Computer memory
- **Transmission from the computer system of a satellite**
 - Data acquisition system

IMPLEMENTATION OF HIGHER ORDER MULTIPLEXERS

63

8 X 1 MUX using 4 x 1 and 2 x 1 MUX

Truth Table



	Selection Inputs					
\$ ₂	S ₁	S ₀	Y			
0	0	0	Io			
0	0	1	I ₁			
0	1	0	I ₂			
0	1	1	I ₃			
1	0	0	I ₄			
1	0	1	I ₅			
1	1	0	I _ð			
1	1	1	I ₇			

IMPLEMENTATION OF HIGHER ORDER MULTIPLEXERS

64

16 X 1 MUX using 8 x 1 and 2 x 1 MUX

16 X 1 MUX using 4 x 1





BINARY ADDITION

Binary	J Add	ition Rule:	S	a
			Carry Over	Result
	1.	0 + 0	0	0
	2.	0 + 1	0	1
	3.	1 + 0	0	1
	4.	1 + 1	1	0
	5.	1 + 1 + 1	1	1

65

BINARY SUBTRACTION



 \Rightarrow 1 - 0 = 1 \Rightarrow 1 - 1 = 0 $\Rightarrow 0 - 0 = 0$ ⇒ 0 - 1 = 1

 $\delta = \beta v_{0}$

(This can not be done directly, hence we borrow one digit from the digit to the left or the next higher order digit.)

Unsigned Numbers

As we already know, the unsigned numbers don't have any sign for representing negat numbers. So the unsigned numbers are always positive. By default, the decimal numb representation is positive. We always assume a positive sign in front of each decimal digit.

Signed Numbers

The signed numbers have a sign bit so that it can differentiate positive and negative integer numbers. The signed binary number technique has both the sign bit and the magnitude of the number. For representing the negative decimal number, the corresponding symbol in front of the binary number will be added.

1. Sign-Magnitude form

In this form, a binary number has a bit for a sign symbol. If this bit is set to 1, the number will be negative else the number will be positive if it is set to 0. Apart from this sign-bit, the n-1 bits represent the magnitude of the number.

2. 1's Complement

By inverting each bit of a number, we can obtain the 1's complement of a number. The negative numbers can be represented in the form of 1's complement. In this form, the binary number also has an extra bit for sign representation as a sign-magnitude form.

3. 2's Complement

By inverting each bit of a number and adding plus 1 to its least significant bit, we can obtain the 2's complement of a number. The negative numbers can also be represented in the form of 2's complement. In this form, the binary number also has an extra bit for sign representation as a sign-magnitude form.

Combinational and Arithmetic Circuits – SET A

- Which of the following is correct for multiplexer?
 Several inputs and single output
 Single input and several outputs
 Single input and single output
 Several inputs and several outputs
 - 3. TDM stands for _____
 - a) Time direct measurement
 Time division multiplexing
 c) Time direct multiplexing
 d) Time division measurement
 - 5. Which of the following represent multiple input single output switch? Multiplexer
 - b) De multiplexer
 - c) Both multiplexer and demultiplexer
 - d) None of the mentioned

- 2. Multiplexers work with ______
 a) Analog signal
 b) Digital signal
 Both analog and digital signal
 d) None of the mentioned
- 4. Which of the following is analogous to multiplexer?
 Data selector
 b) Data multiplexer
 c) Data filter
 d) None of the mentioned
- 6. Schematic symbol of multiplexer is ______
 a) Isosceles triangle
 Isosceles trapezoid
 c) Equilateral triangle
 d) Rectangle

Combinational and Arithmetic Circuits – SET A

7. In digital multiplexer selector line is _____

a) Analog value

Digital value

c) Unpredictable

d) None of the mentioned

8. Which of the following is not a multiplexer?

a) 8-to-1 line

b) 16-to-1 line

c) 4-to-1 line

1-to-4 line

Combinational and Arithmetic Circuits – SET B

1. What is a multiplexer?

a) It is a type of decoder which decodes several inputs and gives one output

A multiplexer is a device which converts many signals into one

c) It takes one input and results into many output

d) It is a type of encoder which decodes several inputs and gives one output

. The enable input is also known as _____

a) Select input

b) Decoded input

Strobe d) Sink

5. What is the function of an enable input on a multiplexer chip?

a) To apply Vcc

b) To connect ground

To active the entire chip

d) To active one half of the chip

2. Which combinational circuit is renowned for selecting a single input from multiple inputs
& directing the binary information to output line?
Data Selector
b) Data distributor
c) Both data selector and data distributor
d) DeMultiplexer

4. Which is the major functioning responsibility of the multiplexing combinational circuit?a) Decoding the binary informationb) Generation of all minterms in an output function with OR-gate

Generation of selected path between multiple sources and a single destination d) Encoding of binary information

6. One multiplexer can take the place of _____

a) Several SSI logic gates

b) Combinational logic circuits

c) Several Ex-NOR gates

Several SSI logic gates or combinational logic circuits

Combinational and Arithmetic Circuits – SET B

- 7. A digital multiplexer is a combinational circuit that selects ______
 One digital information from several sources and transmits the selected one
 b) Many digital information and convert them into one
 c) Many digital information and transmits the selected information
- c) Many decimal inputs and transmits the selected information
- d) Many decimal outputs and accepts the selected information

- 8. In a multiplexer, the selection of a particular input line is controlled by ____
- a) Data controller
- Selected lines

b) 4 c) 8

c) Logic gates d) Both data controller and selected lines

9. If the number of n selected input lines is equal to 2 [^] m then it requires selected	t lines:
a) 2	
m	
c) n	
d) 2 ⁿ	

How many select lines would be required for an 8-line-to-1-line multiplexer?
 a) 2

12. How many NOT gates are required for the construction of a 4-to-1 multiplexer?
a) 3
b) 4
2
d) 5
Combinational and Arithmetic Circuits – SET C



Combinational and Arithmetic Circuits – SET D

1. A decoder converts n inputs to ______ outputs
a) n
b) n²
2ⁿ
2ⁿ
d) nⁿ
3. Which of the following can be represented for decoder?
a) Sequential circuit
Combinational circuit
c) Logical circuit
d) None of the mentioned

a) NOT gate OR gate c) AND gate d) NAND gate

2. Which of the following are building blocks of encoders:

4. BCD to seven segment conversion is a ______
Decoding process
b) Encoding process
c) Comparing process
d) None of the mentioned

7. Invalid BCD can be made to valid BCD by adding with ______
a) 0101
0110
c) 0111

d) 1001

8. Decoder is constructed from ______
a) Inverters
b) AND gates
Inverters and AND gates

d) None of the mentioned

Combinational and Arithmetic Circuits – SET D

9. Which of the following represents a number of output lines for a decoder with 4 input lines?
a) 15
16
c) 17

d) 18

15). A 4 to 2 encoder requires ____ number of logic gates?



26). An encoder generates ____ type code on each input?



🔵 Binary

O Octal

O ASCII

7). Which of the following is the output "A,B" for an encoder with 4bits "Y1,Y2,Y3,Y4" as " 0010"?



17). Which of the following is the output for 8 to 3 type encoder for input D [7] to I [0] "00000001"?



83). Which of the following is the output of 3to8 type decoder when input is 1,100?



2.3 Sequential logic circuit: RS Flip-Flops, Gated Flip-Flops, Edge Triggered Flip-Flops, Mater- Slave Flip-Flops. Types of Registers, Applications of Shift Registers, Asynchronous Counters, Synchronous Counters. (AExE0203)

SEQUENTIAL LOGIC

Sequential circuit produces an output based on current input and previous input variables.

- That means sequential circuits include memory elements which are capable of storing binary information.
- That binary information defines the state of the sequential circuit at that time.
- A latch is capable of storing one bit of information.

- As shown in figure there are two types of input to the combinational logic :
 - External inputs which not controlled by the circuit.
 - Internal inputs which are a function of a previous output states.



SEQUENTIAL LOGIC - TYPES

Asynchronous sequential circuit

- These circuit do not use a clock signal but uses the pulses of the inputs.
- These circuits are faster than synchronous sequential circuits because they change their state immediately when there is a change in the input signal.
- We use asynchronous sequential circuits when speed of operation is important and independent of internal clock pulse.
- But these circuits are more difficult to design and their output is uncertain.



SEQUENTIAL LOGIC - TYPES

Synchronous sequential circuit

- These circuit uses clock signal and level inputs (or pulsed) with restrictions on pulse width and circuit propagation.
- The output pulse is the same duration as the clock pulse for the clocked sequential circuits.
- Since they wait for the next clock pulse to arrive to perform the next operation, so these circuits are bit slower compared to asynchronous.
- Level output changes state at the start of an input pulse and remains in that until the next input or clock pulse.
- We use synchronous sequential circuit in synchronous counters,
 - flip flops, and in the design of
 - state management machines.



80 Clock signal:

- Clock signal is a periodic signal and its ON time and OFF time need not be the same.
- We can represent the clock signal as a square wave, when both its ON time and OFF time are same.
- The pattern repeats with some time period. In this case, the time period will be equal to either twice of ON time or twice of OFF time.



- We can represent the clock signal as train of pulses, when ON time and OFF time are not same
- In this case, the time period will be equal to sum of ON time and OFF time.



81 **Types of Triggering**

- Level triggering
- Edge triggering

Level triggering

- There are two levels, namely logic High and logic Low in clock signal.
- Following are the two types of level triggering.
 - Positive level triggering
 - Negative level triggering



• If the sequential circuit is operated with the clock signal when it is in Logic High, then that type of triggering is known as **Positive level triggering**. It is highlighted in above figure.

82

If the sequential circuit is operated with the clock signal when it is in Logic Low, then that type of triggering is known as **Negative level triggering**. It is highlighted in the following figure.



Edge triggering

- There are two types of transitions that occur in clock signal. That means, the clock signal transitions either from Logic Low to Logic High or Logic High to Logic Low..
 - Positive edge triggering
 - Negative edge triggering
- If the sequential circuit is operated with the clock signal that is transitioning from Logic Low to Logic High, then that type of triggering is known as **Positive edge triggering**. It is also called as rising edge triggering. It is shown in the following figure.



If the sequential circuit is operated with the clock signal that is transitioning from Logic High to Logic Low, then that type of triggering is known as **Negative edge triggering**. It is also called as falling edge triggering. It is shown in the following figure.



LATCHES

84 There are two types of memory elements based on the type of triggering that is suitable to operate it.

- Latches
- Flip-flops

• Latches operate with enable signal, which is level sensitive. Whereas, flip-flops are edge sensitive.

Er. Pralhad Chapagain

SR Latch

• SR Latch is also called as Set Reset Latch.

This latch affects the outputs as long as the enable, E is maintained at '1'. The circuit diagram of SR Latch

is shown in the following figure

\$	R	Q $t+1$
0	0	Q t
0	1	0
1	0	1
1	1	-



FLIP-FLOP

Flip-flop is a basic digital memory circuit, which stores one bit of information.

- Flip flops are the fundamental blocks of most sequential circuits.
- Flip-flops are used as memory elements in clocked sequential circuit.
- Flip-flop circuit has two outputs, one for the normal value and one for the complement value of the bit stored in it.
- Binary information can be enter a flip-flop in a variety of ways, a fact, which gives rise to different types of flip-flops.
 - SR Flip-Flop

- D Flip-Flop
- JK Flip-Flop
- T Flip-Flop

FLIP-FLOP – SR FLIP-FLOP

SR (Set-Reset) flip-flop operates with only positive clock transitions or negative clock transitions. Whereas, SR latch operates with enable signal. The circuit diagram of SR flip-flop is shown in the following figure. Clock S R O(t) O(t+1) Comment



Clock	S	R	Q(t)	Q(t+1)	Comment
\rightarrow	0	0	0	0	Hold
\downarrow	0	0	1	1	Hold
\downarrow	0	1	0	0	Reset
\downarrow	0	1	1	0	Reset
\downarrow	1	0	0	1	Set
\downarrow	1	0	1	1	Set
\downarrow	1	1	0	X	Indeterminant
\downarrow	1	1	1	X	Indeterminant

Characteristic Table

86

Er. Pralhad Chapagain

FLIP-FLOP – SR FLIP-FLOP

K-Map for next state, Q t+1 is shown in the following figure.



	SR Flip-flop					
Q(t)	Q(t+1)	S	R			
0	0	0	Х			
0	1	1	0			
1	0	0	1			
1	1	Х	0			

Excitation Table

 $Q\left(t+1
ight)=S+R'Q\left(t
ight)$

87

K-MAP and Boolean function



FLIP-FLOP – D FLIP-FLOP

- D (Data) flip-flop operates with only positive clock transitions or negative clock transitions. Whereas, D latch operates with enable signal.
- That means, the output of D flip-flop is insensitive to the changes in the input, D except for active transition of the clock signal. The circuit diagram of D flip-flop is shown in the following figure.



Logic diagram

88



Graphical Symbol

Clock	D	Q(t)	Q(t+1)	Comment
\downarrow	0	0	0	Reset
\downarrow	0	1	0	Reset
\downarrow	1	0	1	Set
\downarrow	1	1	1	Set

Characteristic Table

FLIP-FLOP – D FLIP-FLOP



FLIP-FLOP – JK FLIP-FLOP

JK flip-flop is the modified version of SR flip-flop.

- It operates with only positive clock transitions or negative clock transitions. The circuit diagram of JK flipflop is shown in the following figure.
- **The indeterminant state of RS flip-flop is defined in JK flip-flop.**



Clock	J	K	Q(t)	Q(t+1)	Comment
\downarrow	0	0	0	0	Hold
\downarrow	0	0	1	1	Hold
\downarrow	0	1	0	0	Reset
\downarrow	0	1	1	0	Reset
\downarrow	1	0	0	1	Set
\downarrow	1	0	1	1	Set
↓	1	1	0	1	Complement
\downarrow	1	1	1	0	Complement

Characteristic Table

Logic diagram

Er. Pralhad Chapagain

Q(t)

Q(t)'

FLIP-FLOP – JK FLIP-FLOP

Three variable K-Map for next state, Q t+1 is shown in the following figure.



 $Q\left(t+1
ight)=JQ\left(t
ight)'+K'Q\left(t
ight)$

91

K-MAP and Boolean function

JK flip-flop					
Q(t)	Q(t+1)	J	K		
0	0	0	х		
0	1	1	х		
1	0	х	1		
1	1	х	0		





Timing diagram

FLIP-FLOP – T FLIP-FLOP

The T flipflop is a single input version of the JK flipflop.

- The T flipflop is obtained from JK type if both inputs are tied together.
- The designation T comes from the ability of the flipflop to "Toggle", or change state. Regardless of the present state of the flipflop, it assumes the complement state when the clock pulse occurs while input T is in logic 1.



Graphical Symbol



Clock	Т	Q(t)	Q(t+1)	Comment
\downarrow	0	0	0	Hold
\downarrow	0	1	1	Hold
\downarrow	1	0	1	Complement
\downarrow	1	1	0	Complement

Characteristic Table

Logic diagram

Er. Pralhad Chapagain

FLIP-FLOP – T FLIP-FLOP



Timing diagram

MASTER – SLAVE JK FLIPFLOP

Race Around Condition In JK Flip-flop

- For J-K flip-flop, if J=K=1, and if clk=1 for a long period of time, then Q output will toggle as long as CLK is high, which makes the output of the flip-flop unstable or uncertain.
- This problem is called race around condition in J-K flip-flop.
- This problem (Race Around Condition) can be avoided by ensuring that the clock input is at logic "1" only for a very short time.
- To eliminate race around condition:
 - Use edge- triggered flip-flop
 - **Use Master Slave JK flip flop**.

MASTER – SLAVE JK FLIPFLOP

Master Slave JK flip flop

- The Master-Slave Flip-Flop is basically a combination of two JK flip-flops connected together in a series configuration.
- Out of these, one acts as the "master" and the other as a "slave".
- The output from the master flip flop is connected to the two inputs of the slave flip flop whose output is fed back to inputs of the master flip flop.
- / In addition to these two flip-flops, the circuit also includes an inverter.
- The inverter is connected to clock pulse in such a way that the inverted clock pulse is given to the slave flip-flop.
- In other words if CP=0 for a master flip-flop, then CP=1 for a slave flip-flop and if CP=1 for master flip flop then it becomes 0 for slave flip flop.

MASTER – SLAVE JK FLIPFLOP





Block diagram





Timing diagram Er. Pralhad Chapagain

COUNTERS

Counter is a sequential circuit.

97

- A digital circuit which is used for a counting pulses is known counter.
- Counter is the widest application of flip-flops. It is a group of flip-flops with a clock signal applied.
- Counters are of two types.

Asynchronous or ripple counters.

In asynchronous counter we don't use universal clock, only first flip flop is driven by main clock and the clock input of rest of the following flip flop is driven by output of previous flip flops

Synchronous counters.

- Unlike the asynchronous counter, synchronous counter has one global clock which drives each flip flop so output changes in parallel.
- The one advantage of synchronous counter over asynchronous counter is, it can operate on higher frequency than asynchronous counter as it does not have cumulative delay because of same clock is given to each flip flop

SYNCHRONOUS VS ASYNCHRONOUS COUNTERS

 Sr. Parameter No.		Asynchronous counter	Synchronous counter	
1.	Circuit complexity	Logic circuit is simple.	With increase in number of states, the logic circuit becomes complicated.	
2.	Connection pattern	Output of the preceding FF, is connected to clock of the next FF.	There is no connection between output of preceding FF and CLK of next one.	
3.	Clock input	All the FFs are not clocked simultaneously.	All FFs receive clock signal simultaneously.	
4.	Propagation delay	P.D. = n * (td) where n is number of FF and td is p.d. per FF.	P.D. = n * (td)FF + (td)gate. It is much shorter than that of asynchronous counter.	
5.	Maximum frequency of operation	Low because of the long propagation delay.	High due to shorter propagation delay.	

ASYNCHRONOUS COUNTERS

99 **BINARY UP COUNTER**

An 'N' bit Asynchronous binary up counter consists of 'N' T flip-flops. It counts from 0 to $2^N - 1$.

EXAMPLE: 3-BIT BINARY UP COUNTER

state diagram



No of negative edge of Clock	$Q_2 MSB$	Q ₁	Q ₀ LSB
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

State diagram

Count Sequence

100 Flip-flop is a 1 bit memory cell which can be used for storing the digital data.

- To increase the storage capacity in terms of number of bits, we have to use a group of flip-flop.
- Such a group of flip-flop is known as a Register.
- The n-bit register will consist of n number of flip-flop and it is capable of storing an n-bit word.
- The binary data in a register can be moved within the register from one flip-flop to another.
- The registers that allow such data transfers are called as shift registers. There are four mode of operations of a shift register.
 - Serial Input Serial Output
 - Serial Input Parallel Output
 - Parallel Input Serial Output
 - Parallel Input Parallel Output

101 SERIAL INPUT SERIAL OUTPUT

- Let all the flip-flop be initially in the reset condition i.e. Q3 = Q2 = Q1 = Q0 = 0. If an entry of a four bit binary number 1 1 1 1 is made into the register, this number should be applied to Din bit with the LSB bit applied first. The D input of FF-3 i.e. D3 is connected to serial data input Din. Output of FF-3 i.e. Q3 is connected to the input of the next flip-flop i.e. D2 and so on.
- Also known as, shift right register.







Er. Pralhad Chapagain

103 SERIAL INPUT PARALLEL OUTPUT

- In such types of operations, the data is entered serially and taken out in parallel fashion.
- Data is loaded bit by bit. The outputs are disabled as long as the data is loading.
- As soon as the data loading gets completed, all the flip-flops contain their required data, the outputs are enabled so that all the loaded data is made available over all the output lines at the same time.
- A clock cycles are required to load a four bit word. Hence the speed of operation of SIPO mode is same as that of SISO mode.



Block Diagram

104 PARALLEL INPUT SERIAL OUTPUT (PISO)

- Data bits are entered in parallel fashion.
- The circuit shown below is a four bit parallel input serial output register.
- Output of previous Flip Flop is connected to the input of the next one via a combinational circuit.
- The binary input word B0, B1, B2, B3 is applied though the same combinational circuit.
- There are two modes in which this circuit can work namely shift mode or load mode.





Load mode

105

When the shift/load bar line is low (0), the AND gate 2, 4 and 6 become active they will pass B1, B2, B3 bits to the corresponding flip-flops. On the low going edge of clock, the binary input B0, B1, B2, B3 will get loaded into the corresponding flip-flops. Thus parallel loading takes place.

Shift mode

• When the shift/load bar line is high (1), the AND gate 2, 4 and 6 become inactive. Hence the parallel loading of the data becomes impossible. But the AND gate 1,3 and 5 become active. Therefore the shifting of data from left to right bit on application of clock pulses. Thus the parallel in serial out operation takes place.

PARALLEL INPUT PARALLEL OUTPUT (PIPO)

- In this mode, the 4 bit binary input B0, B1, B2, B3 is applied to the data inputs D0, D1, D2, D3 respectively of the four flip-flops.
 - As soon as a negative clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously. The loaded bits will appear simultaneously to the output side. Only clock pulse is essential to load all the bits.



SHIFT REGISTERS

107 **Bidirectional Shift Register**

- If a binary number is shifted left by one position then it is equivalent to multiplying the original number by
 2. Similarly if a binary number is shifted right by one position then it is equivalent to dividing the original number by 2.
- Hence if we want to use the shift register to multiply and divide the given binary number, then we should be able to move the data in either left or right direction.
- Such a register is called bi-directional register. A four bit bi-directional shift register is shown in fig.
- There are two serial inputs namely the serial right shift data input DR, and the serial left shift data input DL along with a mode select input (M).

SHIFT REGISTERS

D.

a.


SHIFT REGISTERS

With M = 1 – Shift right operation

109

- If M = 1, then the AND gates 1, 3, 5 and 7 are enabled whereas the remaining AND gates 2, 4, 6 and 8 will be disabled.
- The data at DR is shifted to right bit by bit from FF-3 to FF-0 on the application of clock pulses. Thus with M = 1 we get the serial right shift operation

With M = 0 – Shift left operation

- When the mode control M is connected to 0 then the AND gates 2, 4, 6 and 8 are enabled while 1, 3, 5 and 7 are disabled.
- The data at DL is shifted left bit by bit from FF-0 to FF-3 on the application of clock pulses. Thus with M = 0 we get the serial right shift operation.

RING COUNTERS

- 110 Ring counter is a typical application of Shift resister.
 - Ring counter is almost same as the shift counter.
 - The only change is that the output of the last flip-flop is connected to the input of the first flip-flop in case of ring counter but in case of shift resister it is taken as output. Except this all the other things are same.



In this diagram, we can see that the clock pulse (CLK) is applied to all the flip-flop simultaneously. Therefore, it is a Synchronous Counter.

RING COUNTERS

Also, here we use Overriding input (ORI) to each flip-flop. Preset (PR) and Clear (CLR) are used as ORI.

When PR is 0, then the output is 1. And when CLR is 0, then the output is 0. Both PR and CLR are active low signal that is always works in value 0.

	PRESETED 1							
ORI	CLK	QO	Q1	Q2	Q3			
low	Х	1	0	0	0			
high	low	0	1	0	0			
high	low	0	0	1	0			
high	low	0	0	0	<mark>1</mark>			
high	low	<mark>1</mark>	0	0	0			

RING COUNTERS

- 112 This Preseted 1 is generated by making ORI low and that time Clock (CLK) becomes don't care.
 - After that ORI made to high and apply low clock pulse signal as the Clock (CLK) is negative edge triggered.
 - After that, at each clock pulse the preseted 1 is shifted to the next flip-flop and thus form Ring.

From the above table, we can say that there are 4 states in 4-bit Ring Counter.

4 states are: CIK 1000 0 0 0 Qr 0100 0 0 0 0 Q1 0010 0 0 0 0 Q2 0001 0 Q 3

JOHNSON COUNTERS

- In the ring counter we given the output of the last flip flop into the input of the first flip but in the Johnson counter the last flip flop complemented output is given to the input of the first flip flop.
 - In Johnson counter the number of states is equal to twice the number of flip flops.
 - So if we use 4 flip flops we will have 8 states so the number of the states are double.
 - We applied clock simultaneously to all flip flops.
 - The clear input is applied to all the flip flops.



JOHNSON COUNTERS

- The output of the first flip flop which is Q0 is given at the input of the second flip flop D1 and the output of the second flip flop which is Q2 is given to input of the third flip flop which is D2 and the complemented output (Q3') will be given to the input of the first flip D0.
 - The difference between the ring counter and Johnson counter is that it does not require pre-set.

	Clear/ Pre-set	Clock	Q0	Q1	Q2	Q3
/	0	No clock	0	0	0	0
	1	↓	1	0	0	0
	1	↓	1	1	0	0
	1	↓	1	1	1	0
	1	Ļ	1	1	1	1
	1	↓	0	1	1	1
	1	↓	0	0	1	1
	1	↓	0	0	0	1
	1	↓	0	0	0	0

114

JOHNSON COUNTERS

115

